Based on the successful calibration on a 0.25pm strained SiiSiGe n-type MODFET, this paper presents a gate length scaling study of double-side doped SiiSiGe MODFETs. Our simulations show that gate length scaling improves device RF performance. However, the short channel effects (SCE) along with the parasitic delays limit the device performance improvements. We find that it is necessary to consider scaling (dimensions and doping) of both the lateral and vertical architecture in order to optimize the device design.
Introduction
The enhanced camer transport in the SiiSiGe heterostructure has lead to improved device performance. Heterostructure modulation doped field effect transistor (MODFETs) with ntype strained Si or p-type Ge channels have demonstrated maximum oscillation frequencies, fmm, of 158GHz and 135GHz, respectively [1, 2] . Compared to the conventional surface channel MOSFET, Si/SiGe MODFETs have the potential to achieve better linearity and reduced noise due to a higher quality of the channelispacer interface. In this paper, we use an RF extraction methodology based on MEDICI [3] transient simulations to study the gate length scaling of n-type strained Si channel double-side doped MODFETs. Our simulations are calibrated against a 0.25pm device fabricated by Daimler Chrysler.
Simulation approach and calibration

RF Simulation Methodology
We use a time domain approach to extract the RF performance from numerical simulations (MEDICI). Fourier transforming the transient terminal currents provides the complex y-parameters [4, 5] , from which we may obtain the cut-off frequencyfr and, after a further transformation to s-parameters, the maximum frequency of oscillation, J?,or [6] . To obtain figures of merit for a 'real' device -the raw z-parameters are augmented with gate and contact pad impedances (Rg, L , R,, L d and LA), From these augmented p i an equivalent set of retransformations gives F ' a n d hence s ' " ' from which the figures of meritfr and$,,, can be extracted.
Calibration
Our scaling study is based on the comprehensive calibration of a 0.25pum strained Si channel n-type depleted MODFET using the drift-diffusion device simulator MEDICI [3] . Fig. 1 illustrates the device layer structure. The layer sequence is: a p -substrate with p1000Qcm; a relaxed SiGe buffer with linearly graded Ge content up to 45%; a 4nm SiGe supply layer with a dopant concentration of 4~10~~cm"; a 3nm SiGe spacer; the 9nm strained Si channel; a 3nm SiGe spacer; a 3.5nrn SiGe supply layer with a doping level of 1 . 5~l O '~c m~ 0-7803-7530-0/02/$17.00 02002 IEEE.
'; a 3nm SiGe cap layer and a 4nm Si cap layer. The T-shape A d P t gate is located asymmetrically with source-gate distance LS,=0.2pm while total drain-source distance L,~,=lSpm.
The effects of strain on the Silicon layers have been considered in the calculation of the material parameters in the MEDIC1 simulations: the strain causes the bands of Silicon to shift and creates splitting in the conduction and valence bands, which decreases the bandgap of the strained Silicon [7] . Consequently the electron density of states of strained Si is about 113 of relaxed Si due to the lowered 2-fold conduction band minima within the splitting; the calculated conduction band offset between the strain Si and the relaxed Sio.jjGeo..lj layers is approximately 170niec providing good quantum confinement in the 2-DEG channel.
The calibration commences by extracting the low electric-field mobility parameters from I c V , simulations at a low drain voltage. This is then followed by extracting the high drain I c V, and IC vd characteristics which enables us to determine the high-field transport parameters. Both the parallel and transverse electric field dependent mobility models have been used in this calibration and the calibrated low field mobility in the 2-DEG is 15OOcm'/V.s. Figures 2   and 3 show the ID-VG and 10-v~ characteristics (simulated and experimental) respectively and demonstrate the good agreement between measurements and simulations. However, slight discrepancies are observed at high V, and V, which may be attributable to self-heating [8, 9] . Our simulations predict a current gain cutoff frequency,fr; of -24GHz, as indicated in fig. 4 , also in agreement with experimental data. However, leakage in the buffer in this device causes the Io,JI,,rratio to be less than 10.
Scaling Study
Lateral only Scaling
Since the speed of an FET is traditionally limited by the electron transit time, the most obvious approach to improve the device speed is to reduce the gate length. However, 2-D effects due to lateral dimension scaling, e.g., DIBL, affect the threshold voltage and subthreshold slope and increase the off-state current, see figure 6 indicates that scaling the gate-length has little effect on the ME, whereas the sheet carrier density in the channel increases due to the gate length scaling.
To achieve higher speed, the source and drain resistances, R, and R d , and the gate to sourcddrain capacitances, C, , and C,, must be minimized [12] . Small R, and R d are also beneficial to achieve a low noise figure NF [13] . However, R, and R d have two major contributions, one arising from the sourcddrain access resistances and the second is the contact resistance. The source-drain distance is crucial in reducing R, and R d . However, reducing Ld also decreases the voltage gain G due to increased drain conductance gd3. It has been suggested that raising the source/drain junctions may compensate for this [lo] . Scaling Lds may also increase C, , and C,d and induce a second pronounced peak in the transconductance characteristics, see fig. 7 . This is due to the increase in the current density within the Si cap layer between the source/drain and the gate at high gate bias when scaling Lag and L& [ 141. Figure 8 shows the effects of changing the L,/Ld, ratio and source-drain distance Ld.5. It is found that for a given L d J , decreasing the Lsg/Lds ratio increases the C,,/C,dratio, which will generally tend to increasef,,.
However, in this work we find that the decrease in Lss/Lds also tends to increase the output (drain) conductance, gds. This increase in gd, will reducef;,,, by decreasing the effect of Cg.y/Cgdonf;n,. Th?s 'effect is particular evident for the layer structures considered in this work due to their relatively high gds. The F W characteristics as a function of gate length scaling, with a LSE/& ratio 0.5pm/1.5pnz, are shown in figure 9 . We have also studied the RF performance improvements with different saturation velocities as shown in figure 9 . This provides an indication that the effect of velocity overshoot may also lead to an improvement in the RF performance.
The Optimization of the Vertical Structure
The optimization of the vertical structure may help to improve device performance and suppress some 2-D effects due to gate length scaling. The layer thickness and supply layer doping levels affect the ME; the layer thicknesses associated with the 2-DEG are crucial to the quantum confinement in the channel. The gate to channel distance requires careful consideration to improve the control the SCE effects introduced by scaling. Optimization of the vertical structure is also required to suppress parasitic conduction which makes it difficult to keep good linearity at high gate bias. Figure 10 illustrates the effect of channel thickness on the sheet carrier density, obtained from I-D Poisson-Schrodinger solutions, and the ME (inset). Although the peak concentration increases with decreasing channel thickness, the sheet carrier density reduces. It is also found that too large a channel thickness causes carriers to move away from the gate, which increases output conductance gd,.
Reducing the Si and SiGe cap layer thicknesses improves the control of the gate on the device. However, reducing the SiGe cap layer thickness leads to an increase in parasitic conduction within the Si cap. Shrinking the SiGe spacer layer increases the ME and the sheet camer density in the channel, but also reduces the mobility within the channel due to an increase in remote ionized impurity scattering [14] .
The ME, threshold voltage shift and the sheet carrier density are sensitive to the doping concentration and layer thickness of the front supply layer [ 151, this is illustrated in figure 11 for ME and sheet carrier density. The RF characteristics versus gate length with a reduced gate-to-channel distance is presented in figure 12 . Here we observe that the reduction of the extracted intrinsic capacitance (the sum of C , , and C,d) offsets the negative effect of the DIBL induced reduction of g,,, on fr [lo] . Such reductions in g,,, limit fr during the gate length scaling,
Conclusions
Gate length scaling of n-channel RF SiiSiCe MODFETs, along with the lateral and vertical structure optimization have been studied. It is necessary to optimize both the lateral and vertical architectures in order to achieve RF performance improvements in sub-100nm
devices. Parasitic effects are becoming increasingly important with gate length scaling, which together with the 2-D effects, limit the device performance improvements. The velocity overshoot in an aggressively scaled device is expected to overwhelm the parasitic effects [16] to the device performance; further studies will be required to confirm this. 
